NATIONAL/INTERNATIONAL JOURNALS

2019-20

[1]. Naresh Kumar Darimireddy, R Ramana Reddy, A.M Prasad "Wide-band Circularly-Polarized Cylindrical Dielectric Resonator Antennas with Rectangular Curved Slots**" in *IEEE Antennas and Propagation Magazine*, August 2019. (Accepted) (Indexed in SCI-Expanded, Impact factor 3.804).**

[2]. V. Nancharaiah, N. Balaji, R. Ramana Reddy, Low voltage full swing Fin FET hybrid full adder", *International Journal of Recent Technology and Engineering (IJRTE)***, vol. 8, no. 2, pp. 4253-4263, July 2019. (Scopus Indexed)**

[3]. B. Kiranmai, S. S. Kiran, K. Guru Charan, **M. Ravindra Kumar**, "Xilinx Based Electronic Voting Machine paper International Journal of Engineering and Advanced Technology, ISSN: 2249 – 8958, vol. 9 no.1, Oct. 2019 (**Scopus Indexed**)

NATIONAL/INTERNATIONAL JOURNALS

2018-19

[1]. B. Sridhar, "FPGA Implementation of 64/128/256 Point Radix – 8 Pipelined FFT/ IFFT Core", *International Journal of Management, Technology and Engineering*, vol. 9 & no.1, 2249-7455, Jan 2019.

[2]. B. Sridhar, "Railway Track fault monitoring system using signal processing techniques", *Journal of Digital signal processing*, vol. 6, no. 3, 2018.

[3]. S. Sridhar, "Quantum state based to Image representation", *IEEE-ICCMC* (Communicated), 2018,

[4]. Naresh Kumar Darimireddy, Asymmetric and Symmetric modified bow-tie slotted circular patch antennas for circular polarization, *Wiley-(Electronics & Telecommunication Research Institute (ETRI) Journal*, Vol. 40, no. 5, Aug. 2018, SCI and IF: 1.306.

[5]. Naresh Kumar Darimireddy, Tri-band and quad-band dual L- slot coupled circularly polarized dielectric resonator antennas, *Wiley-International Journal RF and Microwave Computer aided Design*, vol. 28, no. 8, Oct. 2018, SCI and IF: 1.116.

[6]. Naresh Kumar Darimireddy, "Circular Conformal Antenna Array With Enhanced Gain for Airborne Applications," *i'manager-Journal of Communication Engineering and Systems*, vol. 7 & no. 4, Oct. 2018, **2277-5102, Indian Citation Indexed (ICI), Free Journal.**

[7]. Naresh Kumar Darimireddy, "A MIMO Shark-Fin Antenna for Vehicular Communication Applications", *i' manager-Journal of Communication Engineering and Systems*, vol.7, no. 4, Oct. 2018, **2277-5102, Indian Citation Indexed (ICI), Free Journal.**

[8]. Naresh Kumar Darimireddy, "Design of High Speed and Low Power Multiplier using Dual-Mode Square Adder", *Int. J. Circuits & Architecture Design, (Accepted and Awaiting Production)*, April 2019, **2051-7025, Indian Citation Indexed (ICI), Free Journal.**

[9]. B. Kiranmai, "Developing Sidelobe Reduction Techniques using P4 Code for Pulse Compression Radar Applications", *i-manager's Journal on Digital Signal Processing*, vol. 7, no. 1, March-2019, 2322-0368, **Indian Citation Indexed (ICI), Free Journal.**

[10]. V. Nancharaiah, "FPGA Implementation of 64/128/256 Point Radix – 8 Pipelined FFT/ IFFT Core", *International Journal of Management, Technology and Engineering*, vol. 9, no. 1, Jan 2019, 2249-7455.

[11]. V. Nancharaiah, "Implementation of Low-Power Split-Radix FFT Processor", *International Journal of Management, Technology and Engineering*, vol. 8, no. 12, Dec 2018, 2249-7455.

[12]. B. Ramamohan, "Implementation of Low-Power Split-Radix FFT Processor", *International Journal of Management, Technology and Engineering*, vol. 8, no. 12, Dec 2018, 2249-7455.

[13]. V.Y.S.S Sudir Patnaikuni, "Implementation of Low-Power Split-Radix FFT Processor", *International Journal of Management, Technology and Engineering*, vol. 8, no. 12, Dec 2018, 2249-7455.

[14]. J. Priyanka, "Performance Comparison of FH_CDMA Scheme using Chaotic Sequences over Fading Channels", IOSR, vol.13, no. 5, Sep-Oct. 2018, 2278-2834.

[15]. K. Madhavi, "Performance Comparison of FH_CDMA Scheme using Chaotic Sequences over Fading Channels", IOSR, vol.13, no. 5, Sep-Oct. 2018, 2278-2834.

[16]. P. Divya, "Performance Comparison of FH_CDMA Scheme using Chaotic Sequences over Fading Channels", IOSR, vol.13, no. 5, Sep-Oct. 2018, 2278-2834.

[17]. B. Jayalakshmi, "Design of High Speed and Low Power Multiplier using Dual-Mode Square Adder", *Int. J. Circuits & Architecture Design*, (Accepted and Awaiting Production), 2019, 2051-7025, Indian Citation Indexed (ICI), Free Journal.

[18]. D. Venkatachari, Designing of optimized energy D Flip Flop using inverse narrow width with pull up/down network, IOSR, AE96078, 2018-19.

NATIONAL/INTERNATIONAL JOURNALS

2017-18

[1]. **Naresh Kumar Darimireddy, A miniaturized Hexagonal – Triangular Fractal Antenna for wide-band applications, IEEE Antennas & Propagation Magazine, Vol. 60, No. 2, April 2018, SCI and IF: 3.007.**

[2]. **Naresh Kumar Darimireddy, Asymmetric triangular semi- elliptic slotted patch antennas for wireless applications, Radio Engineering Journal, Vol. 27, No.1, April 2018, SCI and IF: 1.048.**

[3]. M. Rajan babu, "A Case Study on MAC Design using High-Performance Nikhilam- Sutra Vedic Multiplier", *Emperor International Journal Of Finance And Management Research*, Volume-III, Issue – 11, p.no-144-149, November – 2017 CHENNAI, 2395-5929 & I.F 1.4.

[4]. M. Rajan babu, "A High-Performance and Low-Power Pipeline Vedic Multiplier using Adiabatic Logic, *Emperor International Journal Of Finance And Management Research"*, Volume-III, Issue – 11, p.no-150-156 , November – 2017 CHENNAI, 2395-5929 &I.F 1.4.

[5]. M. Rajan babu, A Study on ALU design using Dynamic CMOS Logic Families, "*Emperor International Journal Of Finance And Management Research"*, Volume-III, Issue – 11,p.no-157-163, November – 2017 CHENNAI, 2395-5929, & I.F 1.4.

[6]. M. Rajan babu, "High-Performance 2-Way Pipeline Truncated Multiplier for DSP Applications", Emperor International Journal Of Finance And Management Research, Volume-III, Issue – 11, p.no-164-170 , Nov– 2017, CHENNAI,2395-5929& I.F 1.4.

[7]. B. Sridhar, Smart Image analysis based agri advisory system for rice crops, Journal of software Engineering, Vol. 12 & No. 3, 2018, **2230-7168.**

[8]. B. Kiranmai, "Sidelobe Level Suppression Using Amplitude Shift Code Technique For Polyphase Codes", *IPASJ INTERNATIONAL JOURNAL OF ELECTRONICS & COMMUNICATION (IIJEC)*, vol. 6, no. 2, February 2018,2321-5984.

[9]. V. Nancharaiah, Implementation of Power Optimized FIP Filter Architecture, IJVDCS, Vol. 6, Page No. 406-410,Jan 2018,2322-0929.

[10]. V. Nancharaiah, Realization of Optimized Wallace Multiplier Based FFT Architecture, IJVDCS, Vol. 6, Page No. 401-405,Jan 2018,2322-0929.

[11]. V. Nancharaiah, Design and Implementation of FFT using CMOS Cascage Current Mirror, IJVDCS, Vol. 6, Page No. 138-142, Jan 2018, 2322-0929.

[12]. V. Nancharaiah, Design of Area Efficient 64-Bit MDC FFT Processor, IJVDCS,Vol. 6, Page No. 015-019,Jan 2018, 2322-0929.

[13]. **Mr. V. Nancharaiah, Performance Analysis of Adder Circuits using FINFETs, i-Managers Journal on Circuits and Systems,Vol.5. No.3, Aug 2017, Indian Citation Indexed (ICI), Free Journal.**

[14]. S. Suresh Kumar, Agri IOT soil Moisturizing System , JETIR, vol.no.5, Aug, 2018,2349-5162.

[15]. **A. Pramod Kumar, Modeling And Implementation Of A New Zcs Interleaved Bidirectional Buck-Boost DC-DC Converter For Energy Storage Systems, Electr Eng DOI-10.1007/S00202-017-0632-1,Volume 99, Issue 4, pp 1283–1293, December 2017, GERMANY, ISSN 0948-7921.**

[16]. **A. Pramod Kumar, Design and simulation of a New ZVT Bi-directional DC-DC converter for electric vehicles, Indonesian Journal Electrical Engineering and Computers Science (Indonesia), VOL 7, NO-1, PP-75-83, JULY-2017, DOI-10.11591.**

[17]. **A. Pramod Kumar, Comparative study of Soft-switching Non-isolated DC-DC Converters, Journal of Advanced Research in dynamical and Control Systems, Issue 18, Vol 92017, pp 1730-1742, 2017, 9(18):1730-1742.**

NATIONAL/INTERNATIONAL JOURNALS

2016–17

[1]. M. Rajanbabu, Implementation Of Efficient Johnson Counter Using Diode Free Adiabatic Logic, IOSR,Vol-12, NO-2, PP-24-32, Mar.-Apr. 2017, 2278-8735, 3.12.

[2]. Naresh Kumar Darimireddy, Design of Triple-Band CPW Fed Circular Fractal Antenna, IJCI,Vol. 5, No. 4, pp. 1-7, August 2016, 2320 – 8430.

[3]. B. Sridhar, Deformable Model Based Marked Controlled Liver Ct-Scan Image Segmentation, IJETT, Volume 46 Number 4, pp-226-232, April 2017, 2231-5381, I.F1.656.

[4]. B. Sridhar, Multilevel Fuzzy Threshold Image Segmentation Method For Industrial Application, IOSR, Volume 12, Issue 2, Ver. III PP 06-17, Mar 2017, 2278-8735, I.F3.12.

[5]. S. Sridhar, Text Data Hiding Within the Image by Using LSB Technique, IJESC, Volume 7 Issue No.3, Mar 2017, 2321- 3361, I.F3.168.

[6]. S. Sridhar, Face Reorganization Using SOM based neural networks and PCA algorithm, IOSR, VOL-12, NO-2, PP-24-32, Mar.-Apr. 2017, 2278-8735, I.F3.12.

[7]. V. Nancharaiah, Performance evaluation of full adder, IOSR, Volume 12, Issue 2, Ver. II PP 34-37, Mar.-Apr. 2017, 2278-8735, I.F3.12.

[8]. V. Nancharaiah, CMOS Full Adder and Multiplexer Based Encoder for Low Resolution Flash ADC, IOSR, Volume 12, Issue 2, Ver. II PP 20-27, Mar.-Apr 2017, 2278-8735, I.F3.12.

[9]. V. Nancharaiah, Energy efficient multiplier design using GDI logic, IOSR, Vol-12,No-2, PP-33-39, Mar.-Apr 2017, 2278-8735, I.F3.12.

[10]. R. V. Ch. Sekhar Rao, Objective Quality Assessment of Contrast-Distorted Images Based on Natural Scene Statistics, IJESC, Vol-12, No-2, Pp5911-17, Mar.-Apr 2017, 2278-8735, I.F3.12.

[11]. R. V. Ch. Sekhar Rao, Automatic Routing of Traffic Signaling using Image Processing, IJATIR,Vol.09, Issue.05, Pages:0670-0674, April-2017, 2348–2370, I.F3.168.

[12]. K.T.P.S Kumar, Design Of Automatic Accident Intimation Device from black spot through SMS(GSM), ZIGBEE, IJESC,Vol-7, no-3, pp-6065-68, March 2017, 2321-3361, I.F3.168.

[13]. K.T.P.S Kumar, Design of Triangular Patch Antenna with reduced RCS for Stealth Applications using Bionics, IJIRCCE, Vol. 5, Issue 3, March 2017, 2320-9798, I.F6.577.

[14]. B. Rama Mohan, Detection of Drowsiness, IJESC, Volume 7 Issue No.3, March 2017, 2321-361, I.F3.168**.**

[15]. B. Rama Mohan, Speaker Identification using MFC, IJESC, Volume 7 Issue No.4, March 2017, 2321-3361, I.F 3.168.

[16]. K. Prasanna Kumar, Design and Analysis of Implanted Low Profile Antenna for Bio-Medical Applications, IJIRCCE, Vol. 5, Issue 3, March 2017, March 2017, 2320-9798, I.F6.577.

[17]. K. Prasanna Kumar, Ultra-Wideband Printed Monopole Antenna for WLAN & Satellite Communication, IJIRCCE, Vol. 5, Issue 3, March 2017, March 2017, 2320-9798, I.F 6.577.

[18]. B. Hemanth Nag, Identification of high performance full substractor using fin-FET, IJESC,

Volume 7 Issue No.3, Mar 2017, 2321 3361, I.F3.168.

[19]. N. Raja sekhar, Hybrid Z-Shaped cylindrical dielectric resonator antenna, IJESC, Vol-7, no-4, pp 6281-83, Mar 2017, 2321 3361, I.F 3.168.

[20]. N. Raja sekhar, Multi slot UWB antennas to minimize the interferences from WLAN& x-band applications, IOSR, vol-12, no-2, pp-50-54, Mar 2017, 2278-8735, I.F 3.12.

[21]. A High Speed Low Power Content Addressable Memory Design with A Parity Bit and Power Gated Ml Sensing using Match Line, IJESC, Volume 7 Issue No.4,Mar 2017,2321 3361, I.F 3.168.

[22]. Ch. Gayatri, Image Compression using combined approach of EZW and LZW,IJERA,Vol-7,no-3,pp-82-87,Mar 2017,2248-9622.

[23]. Ch. Gayatri, Comparative Approach For Image De-Noising Using ANN Based Detector And Bilateral Filter, IJESC,Vol-7, no-3, Mar2017,2312-3361, I.F 3.168.

[24]. Sk. Azeez, De-noising and de blurring or QR codes by using median filter, IJERAM, Vol. 03 , Issue 03 , PP. 68-71, Mar2017, 2456-2033.

[25]. Sk. Azeez, Automatic Vehicle Number Detection Using MATLAB, IJEAS, Volume-4, Issue-3, Mar2017, 2394-3661, I.F 6.505.

[26]. Y. V. Koteswara Rao, Hexagonal Shaped Micro-strip Patch Antenna for Wi-Fi Application, IJIRCCE, Vol. 5, Issue 3, March 2017, 2320-9798, I.F 6.577.

[27]. Ch. Suryanarayana, Design Of High Speed Vedic Multiplier, IJISRT, Volume 2, Issue 3, March –2017, 2456- 2165, I.F 3.585.

[28]. Ch. Suryanarayana, Design of Code Converters And Multiplier Using Reversible Logic Gates, IJISRT, Volume 2, Issue 4, April– 2017, 2456- 2165, I.F 3.585.

[29]. V. Y. S. S. Sudir Patnaikuni, CMOS full adder and multiplexer based encoder for low resolution flash ADC, IOSR, Vol-12, no-2, pp-20-27,March –2017, 2278-8735, I.F 3.12.

[30]. S. Suresh Kumar, Designing of Smart Home using Android Mobile, IJESC, Volume 7, Issue No.4, March 2017, 2321- 3361, I.F 3.168.

[31]. J. Priyanka, High Speed and Area Efficient Booth Multiplier Using SQRT CSLA with Zero Finding Logic, IJERA, Vol. 7, Issue 4, pp.75-80, March –2017, 2248-9622.

[32]. Md. Azima, Design of High-Speed Dynamic Double-Tail Comparator, IJERD, Volume 13, Issue 4 , PP.10-21, March 2017, 2278-800X.

[33]. V. Swetha, Design and Analysis of Hybrid C-MOS 4-Bit Parallel Adder, IOSR, Volume 12, Issue 2, Ver. III, March 2017, 2278-8735, I.F 3.12.

[34]. V. Swetha, High Performance and Low power VLSI CMOS Circuit Designs using ONOFIC Approach, IJERA, Vol. 7, Issue 3, pp.71-76, March 2017, 2248-9622.

[35]. T. Krishna Mohana, Systematic Approach of BER Analysis in OFDM using BPSK, QPSK and Signal to Noise Ratio for MIMO-OFDM, IJESC, Volume 7 Issue No.4, PP-6655-58, March 2017, 2321- 3361, I.F 3.168.

[36]. T. Krishna Mohana, Various Distance Metric Methods For Query Based Image Retrieval, IJESC, Volume 7 Issue No.4, PP-6655-58, March 2017, 2321- 3361, I.F 3.168.

[37]. T. Akshay Kumar, Speaker Identification using MFC, IJESC, Volume 7 Issue No.4,PP-6655-58, March 2017, 2321- 3361, I.F 3.168.

[38]. K. Madhavi, High –Speed Implementation of Design and Analysis by Using Parallel Prefix Adders, IOSR-JECE, Volume 12, Issue 2, Ver. II,PP 44-49, March 2017, 2278-8735, I.F 3.12.

[39]. R. Lalitha, Design of High-Speed Dynamic Double-Tail Comparator, IJERD, Volume 13, Issue 4, PP.10-21, March 2017, 2278-800X.

[40]. R. Lalitha, High Speed and Area Efficient Booth Multiplier Using SQRT CSLA with Zero Finding Logic, IJERA, Vol. 7, Issue 4,pp.75-80, March –2017, 2248-9622.

[41]. P. Divya, High –Speed Implementation of Design and Analysis by Using Parallel Prefix Adders, IOSR-JECE, Volume 12, Issue 2, Ver. II,PP 44-49, March 2017, 2278-8735, I.F 3.12.

[42]. P. Devi, Design of Triangular Patch Antenna with reduced RCS for Stealth Applications using Bionics, IJIRCCE, Vol. 5, Issue 3, March 2017, 2320-9798, I.F 6.577.

[43]. P. Devi, Design and Analysis of Implanted Low Profile Antenna for Bio-Medical Applications, IJIRCCE, Vol. 5, Issue 3, March 2017, 2320-9798, I.F 6.577.

[44]. P. Devi, Hexagonal Shaped Micro-strip Patch Antenna for Wi-Fi Application, IJIRCCE, Vol. 5, Issue 3, March 2017, 2320-9798, I.F 6.577.

[45]. P. Devi, Hybrid Z-Shaped cylindrical dielectric resonator antenna, IJESC, Vol-7,no-4,pp 6281-83, MAR 2017, 2321 3361, I.F 3.168.